

CLAIMS

What is claimed is:

1. An apparatus comprising:

5 a first and a second input to receive a first and a second strobe signal

respectively;

a combiner coupled to the first and second inputs to generate a third strobe signal based at least in part on the first and second strobe signals; and

10 a first and a second configurable ring counter arrangement configurably coupled to a selected one of the first input and the combiner, and a selected one of the second input and the combiner respectively, to output a plurality of enabling pulse clocks based on the selected one of the first and second strobe signals, and the third strobe signal.

15 2. The apparatus of claim 1, wherein each of the first and second configurable ring counter arrangements includes a ring counter of n stages, to facilitate the first and second configurable ring counter arrangement to jointly output $2n$ enabling pulse clocks in a selected one of $2n$ points in time during a period based on the first and second strobe signals, one enabling pulse clock for each point in time, and n
20 points in time during the period based on the third strobe signal, two enabling pulse clocks for each point in time.

3. The apparatus of claim 1, wherein the first configurable ring counter arrangement includes a selector coupled to the first input and the combiner to configurably output a selected one of the first strobe signal and the third strobe signal.

5

4. The apparatus of claim 1, wherein the first configurable ring counter arrangement includes
a ring counter of n stages having n outputs respectively; and
a configurable set of n logic elements correspondingly coupled to the n stages
10 of the ring counter to perform a logic operation on the n outputs of the ring counter, with at least half of the n logic elements configurably coupled to a selected one of the first and second inputs to enable the corresponding logic operations to be configurably performed based on a selected one of the first and the second strobe signal.

15

5. The apparatus of claim 4, wherein the logic elements comprise AND gates.

6. A method comprising:

receiving a first and a second strobe signal;

20 generating a third strobe signal based at least in part on the first and second strobe signals;

selecting one of the first and the third strobe signal, and one of the second and the third strobe signal; and

generating a plurality of enabling pulse clocks based on the selected one of the first and second strobe signals, and the third strobe signal.

7. The method of claim 6, wherein the method further comprises configuring for
5 a selected one of a differential signaling mode and a single-ended signaling mode of operation.

8. The method of claim 7, wherein said selecting comprises selecting the first
and second strobe signals when said configuring comprises configuring for the
10 differential signaling mode of operation, and selecting the third strobe signal, both times, when said configuring comprises configuring for the single-ended signaling mode of operation.

9. The method of claim 7, wherein said generating comprises generating 2n
15 enabling pulse clocks in a selected one of 2n points in time during a period based on the first and second strobe signals when said configuring comprises configuring for the differential signaling mode of operation, one enabling pulse clock for each point in time, and n points in time during the period based on the third strobe signal when said configuring comprises configuring for the single-ended signaling mode of
20 operation,, two enabling pulse clocks for each point in time.

10. The method of claim 6, wherein said generating comprises
generating n outputs; and

performing logic operations on at least half of the n outputs based on a
configurably selected one of the first and the second strobe signal.

11. An apparatus, comprising:

5 a plurality of input latch banks; and
a configurable enabling pulse clock generator coupled to the plurality of input
latch banks to configurably generate enabling pulse clocks for the plurality
of input latch banks for a configurably selected one of a first and a second
signaling mode.

10

12. The apparatus of claim 11, wherein the first signaling mode is a differential
signaling mode, and the second signaling mode is a single-ended signaling mode.

13. The apparatus of claim 11, wherein

15 the plurality of input latch banks comprise $2n$ latch banks; and
the configurable enabling pulse clock generator comprises a first and a
second configurable ring counter arrangement, each coupled to a different n of the
latch banks, to jointly generate $2n$ enabling pulse clocks in a selected one of $2n$
points in time of a period when the apparatus is configured to operate in the first
20 signaling mode, one enabling pulse clock for each point in time, and n points in time
of the period when the apparatus is configured to operate in the second signaling
mode, two enabling pulse clocks for each point in time.

14. The apparatus according to claim 11, wherein the apparatus further comprises a first and a second set of sense amplifier circuit configurably coupled to the configurable enabling pulse clock generator for the first and the second signaling mode respectively, to provide the configurable enabling pulse clock generator with a
5 first and a second strobe signal in accordance with the first and the second signaling mode respectively, on which, the configurable enabling clock pulse generator bases its generation of the enabling pulse clocks for the plurality of input latch banks.

15. The apparatus according to claim 14, wherein
10 the first set of sense amplifier circuit comprises a first and a second sense amplifier configurably coupled to the configurable enabling pulse generator to provide the configurable enabling pulse generator with the first and second strobe signals for the first signaling mode; and
the second set of sense amplifier circuit comprises a third and a fourth sense
15 amplifier configurably coupled to the configurable enabling pulse generator to provide the configurable enabling pulse generator with the first and second strobe signals for the second signaling mode.

16. The apparatus according to claim 15, wherein the first set of sense amplifier
20 circuit further comprises a squelching arrangement disposed in between the first and second sense amplifiers and the configurable enabling pulse clock generator to ensure correct provision of the first and second strobe signals to the configurable enabling pulse generator, the squelching arrangement including a squelch detector

having a stop input that allows an external data provision source to denote a last valid strobe crossing edge.

17. The apparatus of claim 11, wherein the apparatus is a selected one of a
5 microprocessor and a chipset.

18. A method comprising:

generating a plurality of enabling pulse clocks for a selected one of a first and
a second signaling mode, employing a configurable enabling pulse clock
10 generator configurable to generate the enabling pulse clocks for the
selected one of the first and second signaling modes; and
latching a plurality of data bits based at least in part on the enabling pulse
clocks.

15 19. The method of claim 18, wherein said generating comprises generating $2n$
enabling pulse clocks in a selected one of $2n$ points in time of a period when
generating the enabling pulse clocks for the first signaling mode, one enabling pulse
clock for each point in time, and n points in time of the period when generating the
enabling pulse clocks for the second signaling mode, two enabling pulse clocks for
20 each point in time.

20. The method according to claim 18, wherein the method further comprises
providing a first and a second strobe signal for use to generate the enabling pulse

clocks, configurably selected from outputs of a first and a second set of sense amplifier circuit.

21. A system, comprising:

5 an integrated circuit having an input section, including
a plurality of input latch banks; and
a configurable enabling pulse clock generator coupled to the plurality of
input latch banks to configurably generate enabling pulse clocks for
the plurality of input latch banks for a configurably selected one of a
10 first and a second signaling mode;
a bus coupled to the integrated circuit; and
a networking interface coupled to the bus.

22. The system of claim 21, wherein the bus is coupled to the integrated circuit at
15 least in part through the input section, and the first and second signaling modes are
a differential signaling mode, and a single-ended signaling mode respectively.

23. The system of claim 21, wherein
the plurality of input latch banks comprise $2n$ latch banks; and
20 the configurable enabling pulse clock generator comprises a first and a
second configurable ring counter arrangement, each coupled to a different n of the
latch banks, to jointly generate $2n$ enabling pulse clocks in a selected one of $2n$
points in time of a period when the IC is configured to operate in the first signaling

mode, one enabling pulse clock for each point in time, and n points in time of the period when the IC is configured to operate in the second signaling mode, two enabling pulse clocks for each point in time.

5 24. The system according to claim 21, wherein the system further comprises a first and a second set of sense amplifier circuit configurably coupled to the configurable enabling pulse clock generator for the first and the second signaling mode respectively, to provide the configurable enabling pulse clock generator with a first and a second strobe signal in accordance with the first and the second signaling
10 mode respectively, on which, the configurable enabling clock pulse generator bases its generation of the enabling pulse clocks for the plurality of input latch banks.

25. The system according to claim 24, wherein
the first set of sense amplifier circuit comprises a first and a second sense
15 amplifier configurably coupled to the configurable enabling pulse generator to provide the configurable enabling pulse generator with the first and second strobe signals for the first signaling mode; and
the second set of sense amplifier circuit comprises a third and a fourth sense
amplifier configurably coupled to the configurable enabling pulse generator to
20 provide the configurable enabling pulse generator with the first and second strobe signals for the second signaling mode.

26. The system of claim 121, wherein the IC is a selected one of a microprocessor and a chipset.

27. The system of claim 21, wherein the system is a selected one of a wireless
5 mobile phone, a personal digital assistant, a CD player, a DVD player, a digital camera, a set-top box and an entertainment control unit.